Grange, M. and Weerasekera, R. and Pamunuwa, D. and Tenhunen, H. (2009) Exploration of Through Silicon Via Interconnect Parasitics for 3-Dimensional Integrated Circuits. In: Workshop Notes, Design, Automation and Test in Europe (DATE) :. UNSPECIFIED, Nice.
Preview
Item Type:
Contribution in Book/Report/Proceedings
Departments:
ID Code:
31107
Deposited By:
Users 49 not found.
Deposited On:
18 Dec 2009 16:09
Refereed?:
No
Published?:
Published
Last Modified:
03 Nov 2024 01:32