Modelling noise and delay in VLSI circuits.

Pamunuwa, Dinesh B. and Elassaad, S. and Tenhunen, H. (2003) Modelling noise and delay in VLSI circuits. Electronics Letters, 39 (3). pp. 269-271. ISSN 0013-5194

Preview

PDF (jn6_ElecLett.pdf)
jn6_ElecLett.pdf
Download (248kB)

Abstract

New models for estimating delay and noise in VLSI circuits, based on closed form expressions for the first and second moment of the impulse response in coupled RC trees are reported. The effect of crosstalk on delay and noise can be accurately estimated with a complexity only marginally higher than the Elmore delay.