2	sensor for the ATLAS Phase-II Strip Tracker Upgrade
3	Z. Liang <sup>1i</sup> , A. Affolder <sup>a</sup> , K. Arndt <sup>b</sup> , R. Bates <sup>c</sup> , M. Benoit <sup>d</sup> , F. Di Bello <sup>d</sup> , A.
4	Blue <sup>c</sup> , D. Bortoletto <sup>b</sup> , M. Buckland <sup>a,e</sup> , C. Buttar <sup>c</sup> , P. Caragiulo <sup>f</sup> , D. Das <sup>g</sup> ,
5	J. Dopke <sup>g</sup> , A. Dragone <sup>f</sup> , F. Ehrler <sup>h</sup> , V. Fadevev <sup>i</sup> , Z. Gallowav <sup>i</sup> , H. Grabas <sup>i</sup> ,
6	I. M. Gregor <sup>j</sup> , P. Grenier <sup>f</sup> , A. Grillo <sup>i</sup> , M. Hoeferkamp <sup>k</sup> , L.B.A. Hommels <sup>l</sup> .
7	B.T. Huffman <sup>b</sup> , J. John <sup>b</sup> , K. Kanisauskas <sup>b,c</sup> , C. Kennev <sup>f</sup> , J. Kramberger <sup>m</sup> .
8	I Mandić <sup>m</sup> D Maneuski <sup>c</sup> F Martinez-Mckinnev <sup>i</sup> S McMahon <sup>b,g</sup> L
a	Meng <sup>a,d</sup> M Mikuž <sup>m,n</sup> D Muenstermann <sup>o</sup> B Nickerson <sup>b</sup> I Peric <sup>h</sup> P
10	Phillips <sup>b,g</sup> B Plackett <sup>b</sup> F Rubbo <sup>f</sup> J Segal <sup>f</sup> S Seidel <sup>k</sup> A Seiden <sup>i</sup> I
11	Shipsev <sup>b</sup> W Song <sup>r</sup> M Stanitzki <sup>j</sup> D Su <sup>f</sup> C Tamma <sup>f</sup> B Turchetta <sup>g</sup>
12	L Vigani <sup>b</sup> J Volk <sup>i</sup> B Wan <sup>g</sup> M Warren <sup>q</sup> F Wilson <sup>g</sup> S Worm <sup>g</sup> O
12	$Xiu^r$ J Zhang <sup>p</sup> H Zhu <sup>r</sup>
15	That, of Zhang, H. Zha
14	<sup>a</sup> University of Liverpool
15	<sup>o</sup> University of Oxford
16	<sup>c</sup> SUPA - School of Physics and Astronomy, University of Glasgow, Glasgow, United
17	Kingdom d University of Computer Switzerland
18	<sup>e</sup> CFPN European Contor for Nuclear Research
19	$f_{SLAC}$ National Accelerator Laboratory
20	<sup>g</sup> Rutherford Annleton Laboratory, Didcot, United Kinadom
22	$^hKarlsruhe$ Insitute of Technology
23	<sup>i</sup> University of California Santa Cruz, Santa Cruz Institute for Particle Physics (SCIPP)
24	<sup>j</sup> Deutsches Elektronen-Synchrotron
25	<sup>k</sup> University of New Mexico
26	$^{l}Cambridge \ University$
27	<sup>m</sup> Jožef Stefan Insitute, Ljubljana, Slovenia
28	<sup>n</sup> University of Ljubljana, Slovenia
29	<sup>o</sup> Lancaster University, United Kingdom
30	<sup>p</sup> Argonne National Laboratory
31	<sup>4</sup> University College, London
32	· Insitute of High Energy Physics, Beijing

Study of built-in amplifier performance on HV-CMOS

# 33 Abstract

1

This paper focuses on the performance of analog readout electronics (built-in amplifier) integrated on the high-voltage (HV) CMOS silicon sensor chip, as

Preprintes ponting cut prevenail: zhijun.liang@cern.ch

September 19, 2016

well as its radiation hardness. Since the total collected charge from minimum ionizing particle (MIP) for the CMOS sensor is ten times lower than for a conventional planar sensor, it is crucial to integrate a low noise built-in amplifier on the sensor chip to improve the signal to noise ratio of the system. As part of the investigation for the ATLAS strip detector upgrade, a test chip that comprises several pixel arrays with different geometry, as well as standalone built-in amplifiers and built-in amplifiers in pixel arrays has been fabricated in a 0.35  $\mu$ m high-voltage CMOS process. Measurements of the gain and the noise of both the standalone amplifiers and built-in amplifiers in pixel arrays were performed before and after gamma radiation of up to 60 Mrad. Of special interest is the variation of the noise as a function of the sensor capacitance. We optimized the configuration of the amplifier for a fast rise time to adapt to the LHC bunch crossing period of 25 ns, and measured the timing characteristics including jitter. Our results indicate an adequate amplifier performance for monolithic structures used in HV-CMOS technology. The results have been incorporated in the next submission of a large-structure chip.

<sup>34</sup> Keywords: HVCMOS, Silicon Strips, ATLAS phase-II upgrade

#### **1.** Introduction to ATLAS phase-II upgrade

The next major upgrade phase of the Large Hadron Collider (LHC) is currently foreseen to be completed in 2024 [1]. It is called the High Luminosity-LHC (HL-LHC), and it aims to increase the integrated luminosity to about ten times the original LHC design luminosity, resulting in an additional integrated luminosity of around 2500 fb<sup>-1</sup> over ten years. These data will improve the precision of the measurement of the Higgs properties and enhance the sensitivity to search for new physics.

Silicon micro-strip sensors in the upgraded ATLAS experiment at the 43 HL-LHC will be exposed to particle fluences of up to  $2 \times 10^{15} n_{eq}/cm^2$  [2]. 44 Another challenge in HL-LHC operation is that the number of pile-up in-45 teractions per crossing will increase to 140, which is about ten times larger 46 than for the current LHC. The existing ATLAS inner detector (ID) cannot 47 maintain the tracking performance due to this huge increase in the channel 48 occupancy. Therefore, a completely new ATLAS inner tracker is needed for 49 the HL-LHC data taking. The sensors need to be designed with finer gran-50 ularity than the existing tracker to meet the challenges of very high pile-up 51

<sup>52</sup> and to be able to reconstruct tracks in the core of multi-TeV jets.

#### <sup>53</sup> 2. Introduction to CMOS based silicon sensor

CMOS sensors can combine both silicon sensors and readout process-54 ing circuitry on one single CMOS-chip, which will significantly simplify the 55 process of detector module building. CMOS sensors can provide high granu-56 larity, and the pitch of the strip sensor can be reduced to below 50  $\mu m$ . Due 57 to small feature size, this technology has the potential to be radiation hard. 58 The cost of CMOS sensor fabrication has the potential to be significantly less 59 compared to conventional planar sensors. Furthermore, CMOS-based sensors 60 collect charge from a thin depleted region so the sensor can be thinned down 61 to 50  $\mu m$  to reduce material. The major drawback of the CMOS-based sen-62 sor is that it has a ten times lower total collected charge from a MIP than 63 the conventional planar sensor. It is crucial to integrate a low noise built-in 64 amplifier on the sensor chip to improve the signal to noise ratio of the system. 65

#### <sup>66</sup> 3. Designing strip sensor with CMOS active pixel array

In ATLAS Run1, the strip detector consists of double sided modules, where a pair of conventional planar sensors are back-to-back with 40 mrad stereo angle for the second coordinate measurement.

In order to use CMOS technology to build a strip sensor for the AT-LAS upgrade, the basic design will be very different compared to the Run 1 detector. A full-size CMOS sensor is being designed for the ATLAS strip upgrade as shown in Fig. 1 (a). It is a single-sided sensor, which consists of 512 strips. Each strip has 32 segments that can provide the second coordinate measurement. Each segment is an active pixel with analog frontend (including built-in amplifier) and comparators.

The digital encoding is performed at the periphery of the CMOS chip. There is a hit encoding structure manages hits on each strip. Its purpose is to perform a sequential scan across the 32 segments of a strip and record the segment that was hit. Strip encoding can select up to 8 hits per 128 strips at 320 MHz per 25 ns bunch crossing. Preliminary physics simulation study shows that this readout architecture can meet the occupancy specifications for a strip detector for ATLAS Phase II physics.



Figure 1: (a) The preliminary design of pixel array for full-size strip sensor (b) The preliminary design of CMOS strip sensor chip with pixel arrays and periphery.



Figure 2: (a) A photo of HV-CHESS1 test chip (b) The layout of HV-CHESS1 test chip.

### <sup>84</sup> 4. CMOS test chips

<sup>85</sup> Two test chips have been fabricated in a AMS 0.35  $\mu$ m high-voltage <sup>86</sup> CMOS (HV-CMOS) process. The test chip HVStrip1 contains NMOS and <sup>87</sup> PMOS transistors, a passive diode, and a 22x2 array of diode pixel sensors <sup>88</sup> with active components implemented on the sensors. It can be used for a <sup>89</sup> variety of active pixel characterizations.

Another test chip HV-CHESS1 contains several pixel matrices with different geometry, as well as built-in amplifier and stand-alone amplifier arrays. It permits pixel geometry optimization and characterization of a standalone built-in amplifier. A photo of HV-CHESS1 is shown in Fig. 2 (a), and the layout of HV-CHESS1 is shown in Fig. 2 (b).

### <sup>95</sup> 5. Transistor performance in HV-CMOS chips

During the HL-LHC lifetime, the ATLAS strip detectors are expected to receive a dose of no more than  $600 \ kGy$  of ionizing radiation. To understand



Figure 3: (a)The source-drain current in NMOS transistors of HVStrip1 chip as a function of gate voltage after gamma irradiation for (a) a linear layout transistor, (b) a circular layout transistor. The layout of a linear layout transistor and a circular layout transistor are also shown, and the gate in the yellow layer of the layout figure.

the radiation hardness of the electronics on CMOS chips, two type of NMOS transistor on HVStrip1 chip, as shown in Fig. 3, have been designed. The first one is a conventional linear transistor, while the other is designed in a circular (or enclosed) configuration which is expected to be radiation hard.

To test the radidation hardness, HVstrip1 chips were exposed to X-rays 102 with a most probable energy of 35 keV [3]. Fig. 3 shows that source-drain 103 current in NMOS transistors of HVStrip1 chip as a function of gate voltage 104 after different doses of X-rays gamma irradiation. The source-drain current 105 of NMOS transistor with linear layout increased significantly after gamma 106 irradiation. This behavior is consistent with competing effects of oxide charge 107 generation and the activation of interface traps [4]. At the same time, the 108 circular layout NMOS transistors are not sensitive to gamma irradiation up 109 to 600 kGy, which meets the radiation hardness requirements of the ATLAS 110 phase II strip detector. Measurements of other devices on the HVStrip1 chip 111 have been reported in Ref. [6, 7]. 112

## 113 6. Built-in amplifier performance in HV-CMOS chips

A low noise built-in amplifier is used in the active pixel arrays in the HV-CHESS1 chip. The original design of amplifier is from Ivan Peric [5]. There are many configurable biases, including the bias in source followers (InSF) and feedback current (iFB).

<sup>118</sup> In order to characterize the performance of this built-in amplifier, we use <sup>119</sup> an external pulser to inject a fast signal on the amplifier input through a



Figure 4: The amplifier output pulse shape with fast pulses from external pulser as input.

<sup>120</sup> built-in calibration capacitor (50 fF). The amplifier output pulse shape for <sup>121</sup> different input signals is shown in Fig. 4.

<sup>122</sup> Based on the amplifier output pulse shape, the response curve of this <sup>123</sup> standalone built-in amplifier is characterized and shown in Fig. 5 (a). Total <sup>124</sup> collected charge from a MIP in a HV-CMOS sensor is more than 1500  $e^-$ . <sup>125</sup> According to the response curve, the gain of this built-in amplifier is about <sup>126</sup> 1000 mV/fC at 1500  $e^-$  input charge before irradiation. The measured gain <sup>127</sup> agrees reasonablely well with the results from simulations. The gain increased <sup>128</sup> to 1900 mV/fC at 1500  $e^-$  input charge after 3 Mrad gamma irradiation.

The radiation hardness study in HVStrip1 chip shows that the noise also increased with gamma irradiation dose as shown in Fig. 5 (b).

<sup>131</sup> Combining two results in Fig. 5, the signal-to-noise ratio for a MIP signal <sup>132</sup> in HV-CMOS sensor would have been above 50 if one could neglect the <sup>133</sup> influence of the in pixel n-well capacitance.

The configuration of the amplifier is optimized for a fast rise time to adapt to the LHC bunch crossing period of 25 ns. The timing performance of the standalone built-in amplifier on HV-CHESS1 chip is also characterized using an external pulser. The measured signal rise time is shown in Fig. 6 (d). According to Fig. 6, the timing jitter using different thresholds on amplifier output as a function of input charge is evaluated and shown in Fig. 6 (a). The time walk effect is evaluated by comparing the time stamp of the signal



Figure 5: (a) Response curve of a standalone built-in amplifier on HV-CHESS1 chip. Due to uncertainty on capacitance load  $(C_{load})$ , three response curve predicted by simulations with different  $C_{load}$  are also provided. (b) The noise level of a standalone built-in amplifier on HVStrip1 chip as a function of gamma irradiation dose.

crossing threshold for different amounts of input charge. The uncertainty 141 due to time walk effect is stable within  $\pm 5$  as shown in Fig. 6 (b). The 142 uncertainty due to time walk and jitter is significantly less than the LHC 143 bunch crossing time (25 ns). In order to evaluate the dead time of each 144 pixel, pulse width using different threshold on amplifier output as a function 145 of input charge is also evaluated and shown in Fig 6 (c). A typical dead time 146 for 1500  $e^-$  input charge is less than 400 ns. Since there are 32 pixels in one 147 strip in a full-size CMOS sensor, the effective dead time for a strip is 12.5 ns. 148

## <sup>149</sup> 7. Active pixel response to $Sr^{90}$ electrons

The active pixel performance in HV-CHESS1 chip is evaluated by expo-150 sure to beta radiation from  $Sr^{90}$ . The energy spectrum from the beta decay 151 of  $Sr^{90}$  is a continuum up to its end point energy of 2.2 MeV. A scintillator 152 was placed below the chip to select high energy minimum ionizing electrons. 153 A typical pulse shape of active pixel response to  $Sr^{90}$  electrons is shown in 154 Fig 7. The noise in an active pixel output is slightly higher than an isolated 155 built-in amplifier due to the influence of the in pixel n-well capacitance. The 156 signal-to-noise ratio for MIP signal in active pixel is still sufficient. The 157 performance of passive pixels after irradiation is described in Ref. [8, 9]; 158



Figure 6: (a)The timing jitter using different threshold on amplifier output as a function of input charge (b) The time walk at various amount of input charge (c) Pulse width using different threshold on amplifier output as a function of input charge. (d) Signal rise time



Figure 7: (a) A typical pulse shape of active pixel response to  $Sr^{90}$  electrons. The pixel size is 45  $\mu m \times 800 \ \mu m$ .

#### 159 8. Summary

The HV-CMOS sensor technology is being developed as an alternative solution for ATLAS Phase II strip detector upgrade. To withstand the much harsher radiation in HL-LHC, two prototypes of radiation hard CMOS test chips (HVStrip1 and HVCHESS1) have been fabricated using the AMS H35 process.

The circular layout transistors are tested, and the results verify their radiation hardness, fulfilling the requirements of HL-LHC operations.

The standalone built-in amplifier in the CMOS test chips has been characterized. The uncertainty due to timing jitter and time walk effect is about 5 ns level, which is within a single LHC bunch crossing resolution (25 ns). The gain of the built-in amplifier is verified to be sufficient to readout small signal (1500  $e^-$ ), which is the lower limit of MIP signal from active pixel.

A prototype of a full-size strip sensor with fully digital readout is being developed. It will be fabricated in the next few months, and the readout architecture will be tested next year.

#### 175 9. Acknowledgements

The research was supported and financed in part by UK Science and 176 Technology Facilities Council (STFC), the Slovenian Research Agency, the 177 United States Department of Energy, grant DE-FG02-13ER41983, and the 178 SLAC LDRD program. The research leading to these results has received 179 funding from the European Commission under the FP7 Research Infrastruc-180 tures project AIDA, grant agreement no. 262025. The irradiations with 181 protons were performed at the University of Birmingham MC40 cyclotron, 182 supported by the H2020 project AIDA-2020, GA number 654168. The irra-183 diations with neutrons were performed at TRIGA reactor in Ljubljana. The 184 authors would like to thank the crew at the TRIGA reactor in Ljubliana 185 for their help with the irradiation of the detectors, as well as staff at the 186 Gamma Irradiation Facility of Sandia National Laboratory, especially Dr. 187 M. Wasiolek and Dr. D. Hanson. 188

<sup>189</sup> [1] R. D. Heuer, EPS-ECFA meeting, Stockholm, July 2013.

- <sup>190</sup> [2] ATLAS Collaboration, CERN-2012-022, LHCC-1-023 (2013).
- <sup>191</sup> [3] See the public web page http: //www.ekp.kit.edu/english/265.php

- [4] I. Peric, Ph.D. Thesis, Bonn University Physics Institute, (2004) https:
  //cds.cern.ch/record/1334577
- <sup>194</sup> [5] I. Peric, Nucl. Inst. and Meth A 582 (2007) 876-885
- <sup>195</sup> [6] I. Peric, et al. 2015 JINST 10 C05021.
- [7] F. Ehrler, R. Blanco, R. Leys, and I. Peric, Nucl. Inst. and Meth A 650 (2011) 158
- [8] V. Fadeyev et al, "Investigation of HV/HR-CMOS Technology for the
  ATLAS Phase-II Strip Tracker Upgrade", Hiroshima 2015 proceedings
- [9] B.T. Huffman et al, "Radiation hardness of two CMOS MAPS proto types for the ALTAS HL-LHC upgrade project", TWEPP 2015 proceed ings