A global wire planning scheme for Network-on-Chip.

Liu, J. and Zheng, Li-Rong and Pamunuwa, Dinesh B. and Tenhunen, Hannu (2003) A global wire planning scheme for Network-on-Chip. In: Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03. UNSPECIFIED, IV-892-IV-895. ISBN 0-7803-7761-3

[thumbnail of getPDF2.pdf]
PDF (getPDF2.pdf)

Download (434kB)


As technology scales down, the interconnect for on-chip global communication becomes the delay bottleneck. In order to provide well-controlled global wire delay and efficient global communication, a packet switched Network-on-Chip (NoC) architecture was proposed by different authors. In this paper, the NoC system parameters constrained by the interconnections are studied. Predictions on scaled system parameters such as clock frequency, resource size, global communication bandwidth and inter-resource delay are made for future technologies. Based on these parameters, a global wire planning scheme is proposed.

Item Type:
Contribution in Book/Report/Proceedings
Additional Information:
"©2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE." "This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder."
Uncontrolled Keywords:
ID Code:
Deposited By:
Deposited On:
07 May 2010 14:28
Last Modified:
19 Sep 2023 03:14