Solution-processed thin film transistors incorporating YSZ gate dielectrics processed at 400 °C

Antoniou, Giorgos and Halcovitch, Nathan R. and Mucientes, Marta and Milne, William I. and Nathan, Arokia and MacManus-Driscoll, Judith L. and Kolosov, Oleg V. and Adamopoulos, George (2022) Solution-processed thin film transistors incorporating YSZ gate dielectrics processed at 400 °C. APL Materials, 10 (3): 031109. ISSN 2166-532X

[thumbnail of APM21-AR-00982]
Text (APM21-AR-00982)
APM21_AR_00982.pdf - Accepted Version
Available under License Creative Commons Attribution.

Download (1MB)


This work investigates a solution process for yttria-stabilized zirconia (YSZ) thin film deposition involving the addition of yttria nanoparticles, at 400 ○C, in air. Different yttrium doping levels in the YSZ were studied and a wide range of optical, structural, surface, dielectric, and electronic transport properties were also investigated. An optimum yttrium doping level of 5% mol. resulted in the smoothest films (RRMS ∼ 0.5 nm), a wide bandgap (∼5.96 eV), a dielectric constant in excess of 26, and a leakage current of ∼0.3 nA cm−2 at 2 MV/cm. The solution-processed YSZ films were incorporated as gate dielectrics in thin films transistors with solution-processed In2O3 semiconducting channels. Excellent operational characteristics, such as negligible hysteresis, low operational voltages (5 V), electron mobility in excess of 36 cm2 V−1 s−1, high on/off current modulation ratio on the order of 107, and low interfacial trap density states (<1012 cm−2), were demonstrated. In addition, excellent film homogeneity was achieved over a large area (16 × 16 cm2), with both film thickness and capacitance deviation of <1.2%.

Item Type:
Journal Article
Journal or Publication Title:
APL Materials
Uncontrolled Keywords:
?? engineering(all)materials science(all) ??
ID Code:
Deposited By:
Deposited On:
21 Mar 2022 13:45
Last Modified:
29 Jun 2024 00:30