Enhancing FPGA robustness via generic monitoring IP cores

Biedermann, A. and Piper, T. and Patzina, L. and Patzina, S. and Huss, S.A. and Schürr, A. and Suri, Neeraj (2011) Enhancing FPGA robustness via generic monitoring IP cores. In: Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1. SciTePress, pp. 379-386. ISBN 9789898425485

Full text not available from this repository.


Today, state of the art technology allows a very dense integration of embedded HW/SW designs. As a consequence, more errors are introduced in these circuits that have to be observed during run-time. Adding monitors to a design enables the recognition of and the reaction to these threats, but, usually, monitors have to be developed for every individual FPGA design. Our approach provides generic IP cores that permit the monitoring of arbitrary hardware modules. Furthermore, by providing a central monitoring module, statements about the behaviour of the entire system can be made.

Item Type:
Contribution in Book/Report/Proceedings
ID Code:
Deposited By:
Deposited On:
14 Oct 2019 13:46
Last Modified:
21 Nov 2022 17:06