Lancaster EPrints

Class AB cascode current memory cell.

Bratt, Adrian and Olbrich, T. and Dorey, A. P. (1994) Class AB cascode current memory cell. Electronics Letters, 30 (22). pp. 1821-1823. ISSN 1350-911X

PDF (20516.pdf)
Download (163Kb) | Preview


    The presented sampled-current memory cell demonstrates class AB operation where the bipolar input current magnitude may exceed twice the quiescent bias current even though full cascode regulation is maintained. Calculation of the necessary safety margin to accommodate process tolerances is shown to be simplified compared with the standard regulated cascode cell.

    Item Type: Article
    Journal or Publication Title: Electronics Letters
    Additional Information: "©1994 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE." "This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder."
    Uncontrolled Keywords: bipolar integrated circuits ; cascade networks ; integrated memory circuits ; switched networks
    Subjects: T Technology > TA Engineering (General). Civil engineering (General)
    Departments: Faculty of Science and Technology > Engineering
    ID Code: 20516
    Deposited By: ep_ss_importer
    Deposited On: 05 Dec 2008 14:45
    Refereed?: No
    Published?: Published
    Last Modified: 03 Nov 2015 14:33
    Identification Number:

    Actions (login required)

    View Item