Lancaster EPrints

An approach to realistic fault prediction and layout design for testability in analogue circuits.

Prieto, J. and Richardson, A. M. D. and Rueda, A. and Grout, I. (1998) An approach to realistic fault prediction and layout design for testability in analogue circuits. In: Proceedings of the conference on design, automation and test in Europe. , Paris, pp. 906-912.

Full text not available from this repository.
Item Type: Contribution in Book/Report/Proceedings
Subjects: T Technology > TA Engineering (General). Civil engineering (General)
Departments: Faculty of Science and Technology > Engineering
ID Code: 20384
Deposited By: ep_ss_importer
Deposited On: 16 Dec 2008 16:03
Refereed?: No
Published?: Published
Last Modified: 24 Jan 2014 05:57
Identification Number:
URI: http://eprints.lancs.ac.uk/id/eprint/20384

Actions (login required)

View Item