Theorem: With the notation as above

$$c_{0} = f(a_{m-1}, ..., a_{0}, b_{m-1}, ..., b_{0})$$

$$c_{1} = f(a_{0}, a_{m-1}, a_{m-2}, ..., a_{1}, b_{0}, b_{m-1}, b_{m-2}, ..., b_{1})$$

$$\vdots$$

$$c_{m-1} = f(a_{m-2}, ..., a_{0}, a_{m-1}, b_{m-2}, ..., b_{0}, b_{m-1})$$
(4)

The result is easy to show since $f(a_{m-2}, ..., a_0, a_{m-1}, b_{m-2}, ..., b_0, b_{m-1})$ is the first bit of $\log_{\zeta}(\sigma(\alpha) + \sigma(\beta)) = \log_{\zeta}(\sigma(\gamma)) = (\sigma(\mathbf{c}))_2$, the first bit of which is c_{m-1} . The argument is repeated for the other bits. This shows that the same *f* can be used to calculate each bit of the logarithmic representation of $\gamma = \alpha + \beta$. *f* can easily be implemented with logic gates or be stored in a ROM. The concept is similar to the Massey-Omura multiplier for elements represented in the normal basis expansion. The structure of the adder is similar to that of the Massey-Omura multiplier [1, 2]. It is particularly well suited for a parallel-input-serial-output implementation.

f has no known general analytical form. It satisfies

(i)
$$f(a_{m-1}, ..., a_0, b_{m-1}, ..., b_0) = f(b_{m-1}, ..., b_0, a_{m-1}, ..., a_0)$$

(ii) $f(a_{m-1}, ..., a_0, a_{m-1}, ..., a_0) = 1$
(iii) $f(a_{m-1}, ..., a_0, 1, ..., 1) = f(1, ..., 1, a_{m-1}, ..., a_0) = a_0$.

Example: Consider the field $\mathbf{F}_{2^3} \cong \mathbf{F}_2(\zeta)$ where $\zeta^3 = \zeta + 1$. ζ is primitive and can be used as the basis for the logarithmic representation. For example $(111)_2 = 7$ represents the element $0 \in \mathbf{F}_{2^3}$ and $(101)_2 = 5$ represents the element $\zeta^5 = \zeta^2 + \zeta + 1 \in \mathbf{F}_{2^3}$ in the logarithmic representation. For the addition, the Massey-Omura type adder uses the function

$$f(a_{2}, a_{1}, a_{0}, b_{2}, b_{1}, b_{0}) = a_{2}b_{0}b_{2} + a_{1}b_{0}b_{2} + b_{0}a_{0}a_{2} + b_{0}b_{2}a_{0} + b_{0}b_{1}a_{0} + b_{0}b_{1} + a_{2}b_{0}b_{1} + a_{1}b_{0}b_{1} + b_{0}a_{0}a_{1} + b_{0}b_{2} + b_{0}a_{2} + b_{1}a_{0}a_{1} + b_{1} + a_{2}b_{1} + a_{0}a_{2}b_{1} + a_{1} + a_{1}b_{2} + a_{0}a_{1}b_{2} + b_{2}a_{0} + a_{0}a_{2}b_{2} + a_{0}a_{2} + a_{0}a_{1} + 1$$

$$(5)$$

found by a computer search. It can be easily verified that the function satisfies all three properties listed above. *f* can be optimised and implemented with 27 conventional logic gates. Hence, to add ζ^5 with ζ^6 (5 = (101)₂ and 6 = (110)₂), we evaluate

$$f(101, 110) = 1 = c_0$$

$$f(011, 101) = 0 = c_2$$
 (6)

$$f(110, 011) = 0 = c_1$$

from which the sum is found to be $(001)_2 = 1$, i.e. $\zeta^5 + \zeta^6 = \zeta$. The Massey-Omura adder computes the result without transforming between the logarithmic representation and an **F**₂-basis expansion

Conclusion: The architecture presented performs the sum of two elements in the logarithmic representation. An application requiring an electronic circuit to perform many multiplications, inversions, divisions and exponentiations but few additions on elements of \mathbf{F}_{2m} would benefit from using the logarithmic representation.

In this Letter integers are represented in the conventional binary 2 expansion (unsigned). Other integer representations may yield simpler circuitry. The integer representation must satisfy the generalised Massey-Omura condition with respect to the addition [3]. By analogy with the Massey-Omura multiplier this corresponds to representing the elements of $GF(2^m)$ in an optimal (or at least a minimal) normal basis [4].

© IEE 1999 20 January 1999 Electronics Letters Online No: 19990302 DOI: 10.1049/el:19990302

G. Drolet (Department of Electrical and Computer Engineering, Royal Miltary College of Canada, PO Box 17000, Station Forces, Kingston, Ontario K7K 7B4, Canada)

References

representation.

1 MASTROVITO, E.: 'VLSI architectures for computations in Galois fields'. PhD Thesis, Dept. Elec. Eng., Linköping University, Linköping, Sweden, 1991

ELECTRONICS LETTERS 4th March 1999 Vol. 35 No. 5

- 2 WANG, C.C., TRUONG, T.K., SHAO, H.M., DEUTSCH, L.J., OMURA, J.K., and REED, I.S.: 'VLSI architecture for computing multiplications and inverses in GF(2^m)', *IEEE Trans.*, 1985, C-34, pp. 709–717
- 3 DROLET, G.: 'A new representation of elements of finite fields GF(2^m) yielding small complexity arithmetic circuits', *IEEE Trans.*, 1998, C-47, pp. 938-946
- AGNEW. G.B., BETH, T., MULLIN, R.C., and VANSTONE, S.A.: 'Arithmetic operations in GF(2^m)', J. Cryptol., 1993, 6, pp. 3–13

Shunt bootstrapping technique to improve bandwidth of transimpedance amplifiers

C. Hoyle and A. Peyton

The input capacitance of transimpedance amplifiers can limit their response time. One novel technique based on a shunt bootstrap method is shown to be of advantage to op-amp based circuits with a high transimpedance gain.

Introduction: Transimpedance amplifiers using voltage feedback op-amps are widely used in applications when a moderate/high bandwidth and a high sensitivity are required, such as photodiodes, photomultipliers, electron multipliers and capacitive sensors. The conventional circuit, outlined in Fig. 1, presents a virtual earth and thus almost zero load impedance to the current source. At high frequencies and especially for high gain circuits, the total input capacitance C_s can severely limit the available bandwidth from the circuit [1] or even cause a lightly damped/unstable dynamic response. A simple expression for the transimpedance gain of the circuit can be readily derived by assuming that the source resistance R_s is infinite and that the op-amp has a single pole transfer function (pole frequency ω_a , and DC gain of A_o):

$$v_{o} = \frac{-i.R_{f}}{\frac{s^{2}(C_{s}+C_{f})R_{f}}{A_{o}\omega_{a}} + s\left(C_{f}R_{f} + \frac{1}{A_{o}\omega_{a}} + \frac{(C_{s}+C_{f})R_{f}}{A_{o}}\right) + \frac{1}{A_{o}} + 1}$$
(1)



Fig. 1 Op-amp based transimpedance amplifier and its frequency response showing effects of circuit capacitances

○ $C_s = 100 \text{ pF}, C_f = 0 \text{ pF}$ ■ $C_s = 100 \text{ pF}, C_f = 2.8 \text{ pF}$ ● $C_s = 0 \text{ pF}, C_f = 0 \text{ pF}$

Using eqn. 1, typical plots are also shown in Fig. 1, with $R_f = 1M\Omega$, $C_s = 100$ pF, $f_a = 40$ Hz and $f_o = 4$ MHz. With no feedback capacitance C_f , the response has a resonant peak as a direct consequence of the source capacitance. This peak represents a lightly damped or unstable dynamic response. Lag compensation by introducing feedback capacitance ($C_f = 2.8$ pF) can be used to give a critically damped frequency response. However, this approach does not permit the full gain-bandwidth characteristic of the opamp to be fully exploited. An effective reduction in source capacitance results in less feedback capacitance being required to obtain a critically damped response. The limit case, with $C_s = C_f = 0$, is also plotted.

369

Bootstrap approach: Bootstrapping techniques for reducing the input capacitance have been previously reported [2, 3] and several papers have described successful examples of transimpedance circuits using series bootstrapping [4]. The basic bootstrapping principle is to use an additional buffer amplifier to actively charge and discharge to the input capacitance as required. Consequently, the effective source capacitance is reduced, enabling the overall bandwidth of the circuit to be increased. There are four possible bootstrap configurations (series or shunt bootstrapping modes, with either floating or grounded sources) which can be applied to the basic circuit. Previous published techniques have employed only the series technique, for example in the case of a photodiode bootstrapped by the source of the input FET [5, 6]. In this Letter, we now describe a successful application of the shunt approach.

Shunt mode bootstrap: The bootstrap principle was applied to the photodiode preamplifier circuit shown in Fig. 2, using an AC coupled bootstrap path ($C_c = 47 \text{ nF}$). The frequency responses of the circuit with and without the bootstrap loop are compared in Fig. 2.



Fig. 2 Shunt bootstrap photodiode preamplifier and frequency responses of circuit with and without bootstrap loop

• theoretical critically damped bootstrap response

○ experimental near critically damped bootstrap response ■ theoretical critically damped standard response

experimental near critically damped standard response

An LF353N op-amp, $1M\Omega$ feedback resistor and a large area photodiode (type 0SD15-5T) were selected and the circuit was tested with an optical signal source. In the bootstrap circuit, the only feedback capacitance required to produce a near critically damped response was the parasitic capacitance possessed by the layout and feedback resistor. Without the bootstrap loop the circuit required an additional 1.8pF of feedback capacitance to give a near critically damped response. It can be seen that the bootstrap circuit has twice the bandwidth of the standard circuit. Also included in Fig. 2 are the theoretical critically damped frequency responses of the two circuits using eqn. 1 and the small signal transfer function for the bootstrap circuit given below in eqn. 2. To obtain the small signal transfer function (eqn. 2) the source resistance was considered infinite and A1 and A2 were considered to be of the same type of op-amp with a single pole transfer function (pole frequency ω_a , unity gain frequency ω_a and DC gain of A_o) giving

$$v_o = \frac{-i.R_f}{characteristic\ equation} \tag{2}$$

where the characteristic equation is

$$\frac{s^{2}(C_{S0} + C_{S1} + C_{f})R_{f}}{\omega_{o}} + \frac{s(C_{S0} + C_{S1} + C_{f})R_{f}}{A_{o}} + sC_{f}R_{f} + \frac{s}{\omega_{o}} - \frac{s(s + \omega_{a})C_{S0}R_{f}}{s + (\omega_{a} + \omega_{o})} + \frac{1}{A_{o}} + 1$$
(3)

The responses predicted by eqn. 1 and eqn. 2 were used with values for the op-amp and photodiode ($C_{s0} \approx 80 \text{ pF}$, $C_{s1} \approx 20 \text{ pF}$, R_f = 1 MΩ, $f_0 \approx 4$ MHz, $f_a \approx 40$ Hz, $A_0 \approx 10^5$). Sufficient feedback capacitance was added in both models to obtain a critically damped response. The bootstrap model required a feedback capacitance of 1.4pF compared to 2.8pF in the standard model. The increase in bandwidth exhibited by the bootstrap circuit can

be attributed to this reduction in feedback capacitance, indicating the effect of bootstrapping in effectively reducing the source capacitance. Frequency responses for a range of op-amps and bootstrap circuits have been considered and these have been extensively compared to SPICE simulations with very good agreement. Finally, the step responses of the standard and bootstrap circuits are compared in Fig. 3. The improvement in settling time can be clearly seen. The waveform at the output of A1 is included revealing the transients associated with the charge injection action of the bootstrap loop. It can be seen that the standard circuit requires additional feedback capacitance in order to obtain a similarly damped response to the bootstrap circuit.



Fig. 3 Step responses of bootstrap and standard circuits

(i) Standard response with parasitic feedback capacitance only (ii) Standard response with parasitic televise capacitance only (iii) Standard response with parasitic televise capacitance (iii) Bootstrap response with parasitic feedback capacitance only (iv) Output of bootstrap amplifier, A1

Conclusions: In this Letter we have presented a simple example of a new shunt bootstrap amplifier based on two op-amps of the same type and shows that the techniques can be used to realise a faster response than is possible with a single op-amp alone. The bootstrap method may provide a viable design option for applications with high gain (i.e. high R_i) and requiring a wide bandwidth (where the bandwidth is limited by the parasitic effects of the input capacitance).

© IEE 1999 Electronics Letters Online No: 19990290 DOI: 10.1049/el:19990290

7 Januarv 1999

C. Hoyle (Torotrak Development Ltd., Leyland, Lancs. PR5 3QW, United Kingdom)

A. Peyton (Engineering Department, Lancaster University, Lancaster, Lancs. LA1 4YR, United Kingdom)

References

- HAMILTON, D.K.: 'Performance of transfer resistance amplifiers with 1 capacitive sources in optical applications', IEE Proc. G, 1991, 138, (1), pp. 45-51
- (1), pp. 43-31 FJARLIE, E.J.: 'Photodiode preamplifier systems: low noise positive feedback', *Appl. Opt.*, 1977, **16**, (2), pp. 385-392 ABRAHAM, M.: 'Design of Butterworth-type transimpedance and 2
- 3 bootstrap-transimpedance preamplifiers for fibre-optic receivers', *IEEE Trans.*, 1982, **CAS-29**, (6), pp. 375–382 GREEN, R.J., and MCNEILL, M.G.: 'Bootstrap
- GREEN, R.J., and transimpedance amplifier: a new configuration', IEE Proc. G, 1989, 136, (2), pp. 57-61
- 5 GREEN, R.J.: 'Experimental performance of a bandwidth enhancement technique for photodetectors', Electron. Lett., 1986, 22, (3), pp. 153-55
- 6 TEARE, M.J.: 'Low noise detector amplifier'. UK Patent 3801933, 2 April 1974

ELECTRONICS LETTERS 4th March 1999 Vol. 35 No. 5