Burbidge, Martin J. and Poullet, Frederic and Tijou, Jim and Richardson, Andrew M. D. (2003) Investigations for minimum invasion digital only built in ‘ramp’ based test techniques for charge pump PLLs. Journal of Electronic Testing, 19 (4). pp. 481-490. ISSN 0923-8174Full text not available from this repository.
Due to a number of desirable operational and design characteristics, CP-PLL's (Charge Pump Phase locked loops) have, in recent years become a pervasive PLL architecture. CP-PLL architectures are exploited for a variety of applications such as on chip clock generation, CRC (clock recovery circuits) and Radio frequency synthesis applications. This paper describes a simple, digital only, minimally invasive and fully automated test approach for high performance CP-PLL's that can be used to provide more information about the CP-PLL function beyond that obtained through the commonly used FLT (Frequency Lock Test). The test strategy described here allows the estimation of forward path (FP) gain and relative leakage in the forward path loop components. Applications of the test are focussed towards digital only testing of fully embedded CP-PLL's, however further test modifications could yield marked test time improvements for embedded and board level CP-PLL's incorporating multiple CP currents and or multiple loop filter (LF) configurations.
|Journal or Publication Title:||Journal of Electronic Testing|
|Uncontrolled Keywords:||phase locked loop - BIST - DfT - test - jitter|
|Subjects:||T Technology > TA Engineering (General). Civil engineering (General)|
|Departments:||Faculty of Science and Technology > Engineering|
|Deposited On:||16 Dec 2008 16:28|
|Last Modified:||03 Nov 2015 14:32|
Actions (login required)